BestHub
Sign in
Tagged articles
6 articles
Page 1 of 1
Model Perspective
Model Perspective
May 29, 2026 · Industry Insights

Decoding Huawei’s τ (Tau) Law: Why Time‑Scaling May Replace Moore’s Geometry

The article examines Huawei’s newly announced τ (Tau) Law, which proposes scaling semiconductor performance by reducing signal‑propagation delay rather than shrinking transistor geometry, explains its RC‑delay model, logical‑folding technique, multi‑layer optimization framework, and compares it with existing 3D‑stacking approaches, while assessing its practical challenges and industry implications.

RC delaySTCOchip design
0 likes · 11 min read
Decoding Huawei’s τ (Tau) Law: Why Time‑Scaling May Replace Moore’s Geometry
Java Tech Enthusiast
Java Tech Enthusiast
May 29, 2026 · Industry Insights

What Is Huawei’s New “τ (Tau) Law” and How Does It Challenge Moore’s Law?

Huawei introduced the “τ (Tau) Law” at ISCAS 2026, proposing a shift from geometric scaling to time‑constant reduction to overcome the physical limits of Moore’s Law, and outlines how signal‑propagation delay can be compressed through system‑level innovations such as logical folding and advanced packaging.

HuaweiMoore's LawSignal Propagation
0 likes · 8 min read
What Is Huawei’s New “τ (Tau) Law” and How Does It Challenge Moore’s Law?
ZhiKe AI
ZhiKe AI
May 26, 2026 · Industry Insights

How Huawei’s “τ Law” Redefines Chip Scaling by Shrinking Time, Not Geometry

At ISCAS 2026, Huawei’s He Tingbo unveiled the “τ Law,” a time‑scaling theory that replaces geometric miniaturization with LogicFolding to cut signal‑travel time, delivering up to 55% higher transistor density, 41% better SoC efficiency, and a portfolio of 381 chips over six years.

HuaweiISCAS2026chip design
0 likes · 9 min read
How Huawei’s “τ Law” Redefines Chip Scaling by Shrinking Time, Not Geometry
IT Services Circle
IT Services Circle
May 26, 2026 · Industry Insights

What Is Huawei’s New “τ (Tau) Law” for Semiconductors?

Huawei introduced the “τ (Tau) Law” at the 2026 ISC conference, proposing a shift from geometric scaling of Moore’s law to “time miniaturization” that reduces signal propagation delay through logical folding and interconnect redesign, aiming to sustain semiconductor performance as transistor sizes near physical limits.

HuaweiMoore's Lawchip design
0 likes · 8 min read
What Is Huawei’s New “τ (Tau) Law” for Semiconductors?
AI Large-Model Wave and Transformation Guide
AI Large-Model Wave and Transformation Guide
May 25, 2026 · Industry Insights

When Moore’s Law Hits the Wall, China Takes a New Chip Road with Huawei’s “Tau Law”

Huawei’s He Tingbo announced at ISCAS 2026 that Moore’s geometric scaling has reached a physical ceiling and introduced the “Tau Law,” a time‑scaling strategy that leverages multi‑layer optimization, logic folding, and the Lingqu bus to achieve 1.4 nm‑equivalent performance without EUV, outlining a roadmap to 2026 and 2031.

EUVHuaweiMoore's Law
0 likes · 7 min read
When Moore’s Law Hits the Wall, China Takes a New Chip Road with Huawei’s “Tau Law”
Architects' Tech Alliance
Architects' Tech Alliance
May 25, 2026 · Industry Insights

What Is the ‘τ Law’? How Huawei Aims to Reach 1.4 nm‑Level Performance in Five Years

The article introduces Huawei’s “τ Law”, which shifts chip advancement from geometric scaling to time‑constant reduction, explains its four‑layer optimization (device, circuit, chip, system), showcases logic‑folding technology, and outlines a roadmap that could match 1.4 nm performance by 2031 without relying on EUV lithography.

HuaweiMoore's LawSystem Optimization
0 likes · 9 min read
What Is the ‘τ Law’? How Huawei Aims to Reach 1.4 nm‑Level Performance in Five Years