What Is Huawei’s New “τ (Tau) Law” and How Does It Challenge Moore’s Law?

Definition of τ

τ (tau) is the time constant that quantifies how quickly a system responds to an input or disturbance. In an RC circuit τ = R·C, the voltage decays to 1/e (≈36.8 %) of its initial value; in an RL circuit τ = L/R, the current decays to 1/e. In thermal systems τ is the time for temperature to drop to 36.8 % of its excess.

Statement of the τ Law

The τ Law proposes “time scaling” instead of “geometric scaling”. Its target is to reduce the system‑level time constant τ by compressing signal‑propagation delay. Techniques mentioned include redesign of interconnect architecture, signal‑path optimization, new packaging, optoelectronic co‑design, and “logic folding” that shortens the physical distance between logic elements.

Motivation relative to Moore’s Law

Moore’s Law relies on continual transistor‑size shrinkage (≈2× transistor count every 18 months). Process nodes have reached 3 nm, 2 nm and 1.4 nm, where transistor dimensions approach atomic scales, creating physical, manufacturing and cost bottlenecks. The industry widely regards Moore’s Law as nearing its limit.

By lowering τ, chips can increase clock frequency and overall execution speed without further geometric shrinkage.

Concrete implementations cited by Huawei

Ascend 384 “super‑node” (a multi‑chip cluster) embodies the τ concept through system‑level collaboration.

The upcoming Kirin 2026 smartphone chip is said to employ “Logic Folding”, described as extending a single logic layer to a double (or multi‑layer) stack, halving the distance between elements, reducing signal‑propagation delay, and boosting performance.

He Tingbo stated that 381 chips have been designed and mass‑produced in the past six years under the τ Law, and that by 2031 high‑end chips guided by the τ Law could achieve transistor densities comparable to a 1.4 nm process.

Technical implications

Reducing signal‑propagation delay directly supports higher clock frequencies because a shorter τ allows a complete signal interaction in less time. Shorter interconnects also reduce parasitic capacitance and wiring redundancy, which can lower power consumption and heat dissipation. Logic folding and tighter layout increase the feasibility of compact designs.

Assessment

The τ Law is presented as a multi‑level co‑optimization strategy spanning devices, circuits, chips and system architecture, offering an alternative growth path to pure geometric scaling. Its validity will depend on empirical results and industry adoption.

Code example

往
期
推
荐
1、
这位老哥搞了一门新的编程语言，5年烧了500万美元，最后完全转向TypeScript。
2、
谷歌CEO承认Coding落后了
3、
我说：“咱们以后面试，必须要问 Harness” 老板说：“Harness 和 Context、Prompt Engineering 不一回事吗？” 我说：“你可别掺和了”
4、
给Claude Code装上这个超酷的状态栏，瞬间高大上了！
5、
你敢相信，60年前电脑硬盘跟洗衣机一样大！