1 views collected around this technical thread.
This article explains server CPU memory controller architecture, detailing the six DDR4 channels, the differences between UDIMM, RDIMM, LRDIMM, and SO‑DIMM modules, how bandwidth is calculated, and the role of ECC memory in ensuring data integrity for enterprise systems.
This article explains the architecture of server‑grade CPU memory controllers, covering memory channel counts, bandwidth calculations, the differences between UDIMM, RDIMM and LRDIMM modules, and the role of ECC in ensuring data integrity.
This article provides a comprehensive technical overview of server hardware architecture, covering the evolution from dual‑chip (MCH + ICH) to single‑chip (PCH) designs, detailed PCIe specifications, PCB and cooling considerations, and the power‑supply strategies used in modern data‑centers.
This article explains how CPU core count versus clock speed and memory size influence MySQL performance, discusses when to prioritize multi‑core or high‑frequency CPUs for concurrency or query speed, and offers practical guidelines for selecting server hardware based on workload characteristics.
This article provides a comprehensive overview of server hardware fundamentals, covering server form factors, motherboard architecture, selection criteria, major vendors, CPU concepts and performance, NUMA, memory specifications, disk throughput and IOPS, as well as network card types and bonding modes.
The article provides a comprehensive overview of the OpenPower initiative, explaining its origins, the formation of the OpenPower Foundation and Alliance, the technical and collaborative principles behind the Power architecture, and the growing ecosystem of hardware, software, and industry partners driving its adoption in data centers and cloud environments.