Tag

Exception Levels

1 views collected around this technical thread.

Architects' Tech Alliance
Architects' Tech Alliance
Apr 15, 2023 · Fundamentals

ARMv8‑A AArch64 Architecture Overview and Virtualization Support

This article provides a comprehensive overview of the ARMv8‑A architecture, detailing its two execution states (AArch64 and AArch32), register sets, exception levels, instruction sets, key features, and the mechanisms that enable virtualization such as hypervisor operation at EL2, stage‑2 address translation, VMID handling, and device emulation through SMMU.

ARMv8Aarch64Exception Levels
0 likes · 20 min read
ARMv8‑A AArch64 Architecture Overview and Virtualization Support
OPPO Kernel Craftsman
OPPO Kernel Craftsman
Apr 30, 2020 · Fundamentals

Detailed Explanation of ARMv8 Exception Handling Process

The article provides a thorough walkthrough of ARMv8 exception handling, describing the four exception levels (EL0‑EL3) and their dedicated stack and status registers, distinguishing synchronous and asynchronous faults, and detailing the vector table, entry routine, ESR‑based type decoding, handling steps such as do_mem_abort, and context restoration, illustrated with a Data Abort case.

ARMv8ELRESR
0 likes · 10 min read
Detailed Explanation of ARMv8 Exception Handling Process